Base Dozen Forum

Would you like to react to this message? Create an account in a few clicks or log in to continue.
Base Dozen Forum

A board for discussion of the number twelve as the base of numeration in mathematics and physics.


Download the Base Dozen Forum as a mobile device app and subscribe to push notifications.

Dozenal Clock

Dozenal Clock
Local Dozenal Time:   
Local Decimal Time:   

Latest topics

» Pasigraphie of Joseph de Maimieux
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptyFri Aug 05, 2022 1:57 pm by Phaethon

» Probabilities of Primes and Composites
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptySun Jul 24, 2022 6:22 pm by Phaethon

» Base Optimality
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptySat Jul 23, 2022 2:28 pm by Phaethon

» Factor Density
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptyThu Jul 21, 2022 11:46 pm by Phaethon

» "Lagrange was Wrong, Pascal was Right"
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptyTue Jun 21, 2022 10:12 pm by Phaethon

» "High-Radix Formats for Enhancing Floating-Point FPGA Implementations"
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptyMon Jun 20, 2022 7:34 pm by Phaethon

» Twelfths Metric Ruler
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptyThu Jun 16, 2022 7:49 pm by Phaethon

» Graduation Subdivisions
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptyWed Jun 15, 2022 3:07 pm by Phaethon

» Optimal Analogue Clock
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptySun Jun 12, 2022 1:09 am by Phaethon

RSS feeds


Yahoo! 
MSN 
AOL 
Netvibes 
Bloglines 

Top posters


  • Reply to topic

"High-Radix Formats for Enhancing Floating-Point FPGA Implementations"

Phaethon
Phaethon
Admin


Posts : 118
Points : 195
Join date : 2019-08-05

"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" Empty "High-Radix Formats for Enhancing Floating-Point FPGA Implementations"

Post by Phaethon Mon Jun 20, 2022 7:34 pm

https://link.springer.com/content/pdf/10.1007/s00034-021-01855-x.pdf
Circuits, Systems, and Signal Processing (2022) 41:1683–1703
Published online: 2nd December 2021
Article title: "High-Radix Formats for Enhancing Floating-Point FPGA Implementations"
Authors: Julio Villalba, Javier Hormigo

Extracts:
  • "For applications with similar numbers of additions and multiplications, the
    high-radix version may be up to 26% faster"
  • "We propose using a radix 2^r (with r being an integer and r > 1) for the base of the
    representation of a FP number instead of radix 2."
  • "there is a striking speedup for radix 16 and 64"
  • "In conclusion, for balanced codes, two good trade-off solutions are radix 16
    and 64 (radix 16 is slightly faster than radix 64 (+1.7%) with a little more area (+9%)).
    However, it depends on the specific constraints, and each case needs a careful study,
    and this evaluation may help to perform it."
  • "there is a net gain for our designs of radix 16 (+26%), 64 (+23%), and 256 (+16%). For radix 4096 and above,
    these implementations are ineffective."
  • "Summarizing, among the studies designs, the fastest architecture for algorithms in
    which addition is dominant is radix 16 and the best area is obtained for radix 256. For
    algorithms in which multiplication is dominant, regular radix 2 is the best option, but
    for balanced codes (predominant in many algorithms), the best speed is obtained with
    radix 16, the best area with radix 256, and a good trade-off solution is obtained with
    radix 64."
  • Reply to topic

Current date/time is Mon Aug 15, 2022 5:40 pm