Base Dozen Forum

Would you like to react to this message? Create an account in a few clicks or log in to continue.
Base Dozen Forum

A board for discussion of the number twelve as the base of numeration in mathematics and physics.


Download the Base Dozen Forum as a mobile device app and subscribe to push notifications.

Dozenal Clock

Dozenal Clock
Local Dozenal Time:   
Local Decimal Time:   

Latest topics

» Continued Fraction Constants
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptySat Sep 07, 2024 8:10 pm by Phaethon

» Twelve Metal Colossal Statues
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptyMon Sep 02, 2024 4:48 pm by Phaethon

» Dozenal Point
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptyThu Aug 29, 2024 2:01 pm by Phaethon

» Quantum Mechanics and the Principle of Least Radix Economy
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptySat Jun 29, 2024 5:15 pm by Phaethon

» Phonetic Dozenal Number Names
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptyMon Apr 15, 2024 12:08 am by Phaethon

» Dozenal Number Words from Metric Prefixes
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptySat Apr 13, 2024 3:38 pm by Phaethon

» Dozenalizing Metric
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptyFri Apr 05, 2024 12:23 pm by Phaethon

» Myon Dozenal Nomenclature
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptySat Feb 17, 2024 3:18 pm by Phaethon

» Information per Area of Numerical Forms
"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" EmptyMon Jan 29, 2024 10:50 am by Phaethon

RSS feeds


Yahoo! 
MSN 
AOL 
Netvibes 
Bloglines 

Top posters


  • Reply to topic

"High-Radix Formats for Enhancing Floating-Point FPGA Implementations"

Phaethon
Phaethon
Admin


Posts : 173
Points : 282
Join date : 2019-08-05

"High-Radix Formats for Enhancing Floating-Point FPGA Implementations" Empty "High-Radix Formats for Enhancing Floating-Point FPGA Implementations"

Post by Phaethon Mon Jun 20, 2022 7:34 pm

https://link.springer.com/content/pdf/10.1007/s00034-021-01855-x.pdf
Circuits, Systems, and Signal Processing (2022) 41:1683–1703
Published online: 2nd December 2021
Article title: "High-Radix Formats for Enhancing Floating-Point FPGA Implementations"
Authors: Julio Villalba, Javier Hormigo

Extracts:
  • "For applications with similar numbers of additions and multiplications, the
    high-radix version may be up to 26% faster"
  • "We propose using a radix 2^r (with r being an integer and r > 1) for the base of the
    representation of a FP number instead of radix 2."
  • "there is a striking speedup for radix 16 and 64"
  • "In conclusion, for balanced codes, two good trade-off solutions are radix 16
    and 64 (radix 16 is slightly faster than radix 64 (+1.7%) with a little more area (+9%)).
    However, it depends on the specific constraints, and each case needs a careful study,
    and this evaluation may help to perform it."
  • "there is a net gain for our designs of radix 16 (+26%), 64 (+23%), and 256 (+16%). For radix 4096 and above,
    these implementations are ineffective."
  • "Summarizing, among the studies designs, the fastest architecture for algorithms in
    which addition is dominant is radix 16 and the best area is obtained for radix 256. For
    algorithms in which multiplication is dominant, regular radix 2 is the best option, but
    for balanced codes (predominant in many algorithms), the best speed is obtained with
    radix 16, the best area with radix 256, and a good trade-off solution is obtained with
    radix 64."
  • Reply to topic

Current date/time is Fri Oct 04, 2024 12:52 am